9 10

11

13

## WHAT IS CLAIMED IS:

1. A method of synchronizing processors in a simulated multiprocessor environment operable to execute a code portion to be debugged, comprising the steps:  providing a synchronous breakpoint at a predetermined address location with respect to said code portion;  executing said code portion on said processors in said simulated multiprocessor environment from a fixed location; and
to be debugged, comprising the steps:  providing a synchronous breakpoint at a predetermined address location with respect to said code portion;  executing said code portion on said processors in said simulated multiprocessor environment from a fixed location; and
providing a synchronous breakpoint at a predetermined address location with respect to said code portion;  executing said code portion on said processors in said simulated multiprocessor environment from a fixed location; and
predetermined address location with respect to said code portion;  executing said code portion on said processors in said simulated multiprocessor environment from a fixed location; and
portion;  executing said code portion on said processors in said simulated multiprocessor environment from a fixed location; and
executing said code portion on said processors in said simulated multiprocessor environment from a fixed location; and
said simulated multiprocessor environment from a fixed location; and
location; and
when a first processor of said processors

3

4

5

6

7

8

10

11

12

1

3

4

5

2. The method of synchronizing processors in a simulated multiprocessor environment as set forth in claim 1, further comprising the steps:

when a particular processor of said remaining processors in said simulated multiprocessor environment reaches said synchronous breakpoint, terminating execution of said code portion on said particular processor while continuing to execute said code portion in said simulated multiprocessor environment until each of said remaining processors has reached said synchronous breakpoint; and

thereafter, returning run control to a user associated with said simulated multiprocessor environment.

- 3. The method of synchronizing processors in a simulated multiprocessor environment as set forth in claim 1, wherein said step of providing a synchronous breakpoint comprises converting a standard breakpoint into said synchronous breakpoint.
- 1 4. The method of synchronizing processors in a 2 simulated multiprocessor environment as set forth in claim 3 3, wherein said standard breakpoint is converted into said 4 synchronous breakpoint by issuing a BREAKPOINT SYNC\_SET 5 command.
- 5. The method of synchronizing processors in a simulated multiprocessor environment as set forth in claim 4, further comprising the step of issuing a BREAKPOINT SYNC\_RELEASE command in order to release said processors from said synchronous breakpoint.

2

3

1

2

5

- 6. The method of synchronizing processors in a simulated multiprocessor environment as set forth in claim 4, wherein said step of executing said code portion on said processors is performed in a round robin fashion with respect to said processors.
- 7. The method of synchronizing processors in a simulated multiprocessor environment as set forth in claim 4, wherein said code portion is selected from the group consisting of an application program, a firmware code portion, a booting sequence, a software tool, and an operating system, and further wherein said synchronous breakpoint comprises a breakpoint converted from a standard breakpoint.

3

- 8. The method of synchronizing processors in a simulated multiprocessor environment as set forth in claim 1, wherein a debugger program is operated by said user associated with said simulated multiprocessor environment.
  - The method of synchronizing processors in a simulated multiprocessor environment as set forth in claim
     wherein said debugger program is integrated with said simulated multiprocessor environment.

5

7

9 10

11

12

13

14

15

16

17 18

19

20

21

1 10. A method of debugging a code portion targeted for 2 execution on a target hardware platform, comprising the steps 3 of:

providing an architectural simulator operable to simulate said target hardware platform, said architectural simulator having a debugger associated therewith, wherein said target hardware platform comprises a multiprocessor system;

initializing in said architectural simulator a list of processors included in said target hardware platform;

setting a synchronous breakpoint at a predetermined address location with respect to said code portion operable to be executed on said architectural simulator;

launching said code portion on said architectural simulator from a fixed location;

automatically stepping through said list of processors until each of said processors of said architectural simulator reaches said synchronous breakpoint; and

thereafter, returning program control to said debugger for performing a debug operation.

2

3

3

2

3

4

5

- 11. The method of debugging a code portion targeted for execution on a target hardware platform as set forth in claim 10, wherein said multiprocessor system comprises a symmetrical multiprocessor system.
- 12. The method of debugging a code portion targeted for execution on a target hardware platform as set forth in claim 10, wherein said multiprocessor system comprises an asymmetrical multiprocessor system.
- 13. The method of debugging a code portion targeted for execution on a target hardware platform as set forth in claim 10, wherein said multiprocessor system comprises a loosely coupled multiprocessor system.
- 14. The method of debugging a code portion targeted for execution on a target hardware platform as set forth in claim 10, wherein said multiprocessor system comprises a tightly coupled multiprocessor system.
- 15. The method of debugging a code portion targeted for execution on a target hardware platform as set forth in claim 10, wherein said step of setting a synchronous breakpoint at a predetermined address location is accomplished by converting a standard breakpoint into said synchronous breakpoint upon issuing a BREAKPOINT SYNC SET command.

4

6

7

8

11

12

13

14

15

16

18

20

21

22

1 16. A system for debugging a code portion targeted for 2 execution on a target hardware platform, comprising:

an architectural simulator operable to simulate said target hardware platform, said architectural simulator having a debugger associated therewith, wherein said target hardware platform comprises a multiprocessor system;

means for initializing in said architectural
simulator a list of processors included in said target
hardware platform;

means for setting a synchronous breakpoint at a predetermined address location with respect to said code portion operable to be executed on said architectural simulator;

means for launching said code portion on said architectural simulator from a fixed location;

means for automatically stepping through said list of processors until each of said processors of said architectural simulator reaches said synchronous breakpoint; and

means for returning program control to said debugger for performing a debug operation after said processors have reached said synchronous breakpoint.

- 1 17. The system for debugging a code portion targeted 2 for execution on a target hardware platform as set forth in 3 claim 16, wherein said multiprocessor system comprises a 4 symmetrical multiprocessor system.
- 1 18. The system for debugging a code portion targeted 2 for execution on a target hardware platform as set forth in 3 claim 16, wherein said multiprocessor system comprises an 4 asymmetrical multiprocessor system.
  - 19. The system for debugging a code portion targeted for execution on a target hardware platform as set forth in claim 16, wherein said multiprocessor system comprises a loosely coupled multiprocessor system.
- 1 20. The system for debugging a code portion targeted 2 for execution on a target hardware platform as set forth in 3 claim 16, wherein said multiprocessor system comprises a 4 tightly coupled multiprocessor system.
- 21. The system for debugging a code portion targeted for execution on a target hardware platform as set forth in claim 16, wherein said means for setting a synchronous breakpoint at a predetermined address location is operable to convert a standard breakpoint into said synchronous breakpoint by issuing a BREAKPOINT SYNC SET command.